# FM31L278/L276/L274/L272 3V Integrated Processor Companion with M

**3V Integrated Processor Companion with Memory** 

# Features

# **High Integration Device Replaces Multiple Parts**

- Serial Nonvolatile Memory
- Real-time Clock (RTC)
- Low Voltage Reset
- Watchdog Timer
- Early Power-Fail Warning/NMI
- Two 16-bit Event Counters
- Serial Number with Write-lock for Security

# Ferroelectric Nonvolatile RAM

- 4Kb, 16Kb, 64Kb, and 256Kb versions
- Unlimited Read/Write Endurance
- 10 year Data Retention
- NoDelay<sup>™</sup> Writes

# **Real-time Clock/Calendar**

- Backup Current under 1 µA
- Seconds through Centuries in BCD format
- Tracks Leap Years through 2099
- Uses Standard 32.768 kHz Crystal (12.5pF)
- Software Calibration
- Supports Battery or Capacitor Backup

# Description

The FM31L27x is a family of integrated devices that includes the most commonly needed functions for processor-based systems. Major features include nonvolatile memory available in various sizes, realtime clock, low-VDD reset, watchdog timer, nonvolatile event counter, lockable 64-bit serial number area, and general purpose comparator that can be used for an early power-fail (NMI) interrupt or other purpose. The family operates from 2.7 to 3.6V.

Each FM31L27x provides nonvolatile RAM available in sizes including 4Kb, 16Kb, 64Kb, and 256Kb versions. Fast write speed and unlimited endurance allow the memory to serve as extra RAM or conventional nonvolatile storage. This memory is truly nonvolatile rather than battery backed.

The real-time clock (RTC) provides time and date information in BCD format. It can be permanently powered from external backup voltage source, either a battery or a capacitor. The timekeeper uses a common external 32.768 kHz crystal and provides a calibration mode that allows software adjustment of timekeeping accuracy.

# Processor Companion

- Active-low Reset Output for V<sub>DD</sub> and Watchdog
- Programmable V<sub>DD</sub> Reset Trip Point
- Manual Reset Filtered and Debounced
- Programmable Watchdog Timer
- Dual Battery-backed Event Counter Tracks System Intrusions or other Events
- Comparator for Early Power-Fail Interrupt
- 64-bit Programmable Serial Number with Lock

#### **Fast Two-wire Serial Interface**

- Up to 1 MHz Maximum Bus Frequency
- Supports Legacy Timing for 100 kHz & 400 kHz
- Device Select Pins for up to 4 Memory Devices
- RTC, Supervisor Controlled via 2-wire Interface

#### Easy to Use Configurations

- Operates from 2.7 to 3.6V
- 14-pin "Green"/RoHS SOIC package (-G)
- Low Operating Current
- -40°C to +85°C Operation


The processor companion includes commonly needed CPU support functions. Supervisory functions include a reset output signal controlled by either a low VDD condition or a watchdog timeout. /RST goes active when VDD drops below a programmable threshold and remains active for 100 ms after VDD rises above the trip point. A programmable watchdog timer runs from 100 ms to 3 seconds. The watchdog timer is optional, but if enabled it will assert the reset signal for 100 ms if not restarted by the host before the timeout. A flag-bit indicates the source of the reset.

A general-purpose comparator compares an external input pin to the onboard 1.2V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers a dual battery-backed event counter that tracks the number of rising or falling edges detected on dedicated input pins.



This is a product in pre-production phase of development. Device characterization is complete and Ramtron does not expect to change the specifications. Ramtron will issue a Product Change Notice if any specification changes are made.

# **Pin Configuration**



Pin Name	Function
CNT1, CNT2	Event Counter Inputs
A0, A1	Device Select inputs
CAL/PFO	Clock Calibration and Early
	Power-Fail Output
/RST	Reset Input/Output
PFI	Early Power-fail Input
X1, X2	Crystal Connections
SDA	Serial Data
SCL	Serial Clock
VBAK	Battery-Backup Supply
VDD	Supply Voltage
VSS	Ground

/w.DataSheet4U.com

<b>Ordering Inform</b>	nation			
Base Configuration	Memory Size	Operating Voltage	Reset Threshold	Ordering Part Number
FM31L278	256Kb	2.7-3.6V	2.6V, 2.9V	FM31L278-G
FM31L276	64Kb	2.7-3.6V	2.6V, 2.9V	FM31L276-G
FM31L274	16Kb	2.7-3.6V	2.6V, 2.9V	FM31L274-G
FM31L272	4Kb	2.7-3.6V	2.6V, 2.9V	FM31L272-G

Other memory configurations may be available. Please contact the factory for more information.




Figure 1. Block Diagram

#### **Pin Descriptions**

Pin Name	Туре	Pin Description
A0, A1	Input	Device select inputs are used to address multiple memories on a serial bus. To select
,	1	the device the address value on the two pins must match the corresponding bits
		contained in the device address. The device select pins are pulled down internally.
CNT1, CNT2	Input	Event Counter Inputs: These battery-backed inputs increment counters when an edge is
	_	detected on the corresponding CNT pin. The polarity is programmable. These pins
		should not be left floating. Tie to ground if these pins are not used.
CAL/PFO	Output	In calibration mode, this pin supplies a 512 Hz square-wave output for clock
		calibration. In normal operation, this is the early power-fail output.
X1, X2	I/O	32.768 kHz crystal connection. When using an external oscillator, apply the clock to
		X1 and a DC mid-level to X2 (see Crystal Oscillator section for suggestions).
/RST	I/O	Active low reset output with weak pull-up. Also input for manual reset.
SDA	I/O	Serial Data & Address: This is a bi-directional line for the two-wire interface. It is
		open-drain and is intended to be wire-OR'd with other devices on the two-wire bus.
		The input buffer incorporates a Schmitt trigger for noise immunity and the output
		driver includes slope control for falling edges. A pull-up resistor is required.
SCL	Input	Serial Clock: The serial clock line for the two-wire interface. Data is clocked out of the
		part on the falling edge, and in on the rising edge. The SCL input also incorporates a
		Schmitt trigger input for noise immunity.
PFI	Input	Early Power-fail Input: Typically connected to an unregulated power supply to detect
		an early power failure. This pin should not be left floating.
VBAK	Supply	Backup supply voltage: A 3V battery or a large value capacitor. If no backup supply is
		used, this pin should be tied to ground and the VBC bit should be cleared.
VDD	Supply	Supply Voltage
VSS	Supply	Ground

# Overview

The FM31L27x family combines a serial nonvolatile RAM with a real-time clock (RTC) and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, a comparator used for early power-fail warning, nonvolatile event counters, and a 64-bit serial number. The FM31L27x integrates these complementary but distinct functions that share a common interface in a single package. Although monolithic, the product is organized as two logical devices. the F-RAM memory and the RTC/companion. From the system perspective they appear to be two separate devices with unique IDs on the serial bus.

The memory is organized as a stand-alone 2-wire nonvolatile memory with a standard device ID value. The real-time clock and supervisor functions are accessed with a separate 2-wire device ID. This allows clock/calendar data to be read while maintaining the most recently used memory address. The clock and supervisor functions are controlled by 25 special function registers. The RTC and event counter circuits are maintained by the power source on the VBAK pin, allowing them to operate from battery or backup capacitor power when  $V_{DD}$  drops below an internally set threshold. Each functional block is described below.

# **Memory Operation**

The FM31L27x is a family of products available in different memory sizes including 4Kb, 16Kb, 64Kb, and 256Kb. The family is software compatible, all versions use consistent two-byte addressing for the memory device. This makes the lowest density device different from its stand-alone memory counterparts but makes them compatible within the entire family.

Memory is organized in bytes, for example the 4Kb memory is  $512 \times 8$  and the 256Kb memory is  $32,768 \times 8$ . The memory is based on F-RAM technology. Therefore it can be treated as RAM and is read or written at the speed of the two-wire bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The 2-wire interface protocol is described further on page 13.

The memory array can be write-protected by software. Two bits in the processor companion area (WP0, WP1 in register 0Bh) control the protection setting as shown in the following table. Based on the setting, the protected addresses cannot be written and the 2-wire interface will not acknowledge any data to protected addresses. The special function registers containing these bits are described in detail below.

Write protect addresses	WP1	WP0
None	0	0
Bottom 1/4	0	1
Bottom 1/2	1	0
Full array	1	1

# **Processor Companion**

In addition to nonvolatile RAM, the FM31L27x family incorporates a highly integrated processor companion. It includes a low voltage reset, a programmable watchdog timer, battery-backed event counters, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

#### **Processor Supervisor**

Supervisors provide a host processor two basic functions: detection of power supply fault conditions and a watchdog timer to escape a software lockup condition. All FM31L27x devices have a reset pin (/RST) to drive the processor reset input during power faults (and power-up) and software lockups. It is an open drain output with a weak internal pull-up to V<sub>DD</sub>. This allows other reset sources to be wire-OR'd to the /RST pin. When V<sub>DD</sub> is above the programmed trip point, /RST output is pulled weakly to  $V_{DD}$ . If  $V_{DD}$  drops below the reset trip point voltage level  $(V_{TP})$  the /RST pin will be driven low. It will remain low until V<sub>DD</sub> falls too low for circuit operation which is the  $V_{RST}$  level. When  $V_{DD}$  rises again above V<sub>TP</sub>, /RST will continue to drive low for at least 100 ms ( $t_{RPU}$ ) to ensure a robust system reset at a reliable  $V_{DD}$  level. After  $t_{RPU}$  has been met, the /RST pin will return to the weak high state. While /RST is asserted, serial bus activity is locked out even if a transaction occurred as V<sub>DD</sub> dropped below V<sub>TP</sub>. A memory operation started while  $V_{DD}$  is above  $V_{TP}$ will be completed internally.

Figure 2 below illustrates the reset operation in response to the  $V_{\text{DD}}$  voltage.



Figure 2. Low Voltage Reset

The bit VTP controls the trip point of the low voltage detect circuit. It is located in register 0Bh, bit 0. Note that the bit 1 location is a "don't care".

V <sub>TP</sub>	VTP
2.6V	0
2.9V	1

The watchdog timer can also be used to assert the reset signal (/RST). The watchdog is a free running programmable timer. The period can be software programmed from 100 ms to 3 seconds in 100 ms increments via a 5-bit nonvolatile register. All programmed settings are minimum values and vary with temperature according to the operating specifications. The watchdog has two additional controls associated with its operation, a watchdog enable bit (WDE) and timer restart bits (WR). Both the enable bit must be set and the watchdog must timeout in order to drive /RST active. If a reset event occurs, the timer will automatically restart on the rising edge of the reset pulse. If WDE=0, the watchdog timer runs but a watchdog fault will not cause /RST to be asserted low. The WTR flag will be set, indicating a watchdog fault. This setting is useful during software development and the developer does not want /RST to drive. Note that setting the maximum timeout setting (11111b) disables the counter to save power. The second control is a nibble that restarts the timer preventing a reset. The timer should be restarted after changing the timeout value.

The watchdog timeout value is located in register 0Ah, bits 4-0, and the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 09h. Writing this pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is freerunning. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout period will be set immediately after enabling. The watchdog is disabled when V<sub>DD</sub> is below V<sub>TP</sub>. The following table summarizes the watchdog bits. A block diagram follows.

Watchdog timeout	WDT4-0	0Ah, bits 4-0
Watchdog enable	WDE	0Ah, bit 7
Watchdog restart	WR3-0	09h, bits 3-0





Figure 3. Watchdog Timer

#### **Manual Reset**

The /RST pin is bi-directional and allows the FM31L27x to filter and de-bounce a manual reset switch. The /RST input detects an external low condition and responds by driving the /RST signal low for 100 ms.



**Figure 4. Manual Reset** 

Note that an internal weak pull-up on /RST eliminates the need for additional external components.

#### **Reset Flags**

In case of a reset condition, a flag will be set to indicate the source of the reset. A low  $V_{DD}$  reset or manual reset is indicated by the POR flag, register 09h bit 6. A watchdog reset is indicated by the WTR flag, register 09h bit 7. Note that the flags are internally set in response to reset sources, but they must be cleared by the user. When the register is read, it is possible that both flags are set if both have occurred since the user last cleared them.

#### **Early Power Fail Comparator**

An early power fail warning can be provided to the processor well before  $V_{DD}$  drops out of spec. The comparator is used to create a power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to the unregulated power supply via a resistor divider. An application circuit is shown below.




Figure 5. Comparator as Early Power-Fail Warning

The voltage on the PFI input pin is compared to an onboard 1.2V reference. When the PFI input voltage drops below this threshold, the comparator will drive the CAL/PFO pin to a low state. The comparator has 100 mV (max) of hysteresis to reduce noise sensitivity, only for a rising PFI signal. For a falling PFI edge, there is no hysteresis.


The comparator is a general purpose device and its application is not limited to the NMI function.


The comparator is not integrated into the special function registers except as it shares its output pin with the CAL output. When the RTC calibration mode is invoked by setting the CAL bit (register 00h, bit 2), the CAL/PFO output pin will be driven with a 512 Hz square wave and the comparator will be ignored. Since most users only invoke the calibration mode during production, this should have no impact on system operations using the comparator.

Note: The maximum voltage on the comparator input PFI is limited to 3.75V under normal operating conditions.

#### **Event Counter**

The FM31L27x offers the user two battery-backed event counters. Input pins CNT1 and CNT2 are programmable edge detectors. Each clocks a 16-bit counter. When an edge occurs, the counters will increment their respective registers. Counter 1 is located in registers 0Dh and 0Eh, Counter 2 is located in registers 0Fh and 10h. These register values can be read anytime VDD is above VTP, and they will be incremented as long as a valid VBAK power source is provided. To read, set the RC bit register 0Ch bit 3 to 1. This takes a snapshot of all four counter bytes allowing a stable value even if a count occurs during the read. The registers can be written by software allowing the counters to be cleared or initialized by the system. Counts are blocked during a write operation. The two counters can be cascaded to create a single 32-bit counter by setting the CC control bit (register 0Ch). When cascaded, the CNT1 input will cause the counter to increment. CNT2 is not used in this mode.





The control bits for event counting are located in register 0Ch. Counter 1 Polarity is bit C1P, bit 0; Counter 2 Polarity is C2P, bit 1; the Cascade Control is CC, bit 2; and the Read Counter bit is RC bit 3.

The polarity bits must be set prior to setting the counter value(s). If a polarity bit is changed, the counter may inadvertently increment. If the counter pins are not being used, the them to ground.

#### Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via the device ID for the processor companion. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. *However once the lock bit is set the values cannot be altered and the lock cannot be removed.* Once locked the serial number registers can still be read by the system.

The serial number is located in registers 11h to 18h. The lock bit is SNL, register 0Bh bit 7. Setting the SNL bit to a 1 disables writes to the serial number registers, and *the SNL bit cannot be cleared*.

# **Real-Time Clock Operation**

The real-time clock (RTC) is a timekeeping device that can be battery or capacitor backed for permanently-powered operation. It offers a software calibration feature that allows high accuracy.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, dayof-the-week, date, months, and years. A block diagram (Figure 7) illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h described below. Changing the R bit from 0 to 1 transfers timekeeping information from the core into holding registers that can be read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The registers are frozen and will not be updated again until the R bit is cleared to 0. R is used for reading the time.

Setting the W bit to 1 locks the user registers. Clearing it to 0 causes the values in the user registers to be loaded into the timekeeper core. W is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.

#### **Backup Power**

The real-time clock/calendar is intended to be permanently powered. When the primary system power fails, the voltage on the  $V_{DD}$  pin will drop. When  $V_{DD}$  is less 2.5V the RTC (and event counters) will switch to the backup power supply on  $V_{BAK}$ . The clock operates at extremely low current in order to maximize battery or capacitor life. However, one of the advantages of combining a clock function with the F-RAM memory is that data is not lost regardless of the backup power source.

A battery may be inserted into a system board without any concern for excessive current draw on the FM31L27x's  $V_{BAK}$  pin.

#### Trickle Charger

To facilitate capacitor backup the  $V_{BAK}$  pin can optionally provide a trickle charge current. When the VBC bit, register 0Bh bit 2, is set to '1', the  $V_{BAK}$  pin will source approximately 80  $\mu$ A until  $V_{BAK}$  reaches  $V_{DD}$ . This charges the capacitor to  $V_{DD}$  without an external diode and resistor charger. There is a Fast Charge mode which is enabled by the FC bit (register 0Bh, bit 5). In this mode the trickle charger current is set to approximately 1 mA, allowing a large backup capacitor to charge more quickly.

In the case where no backup supply is used, the  $V_{BAK}$  pin should be tied to  $V_{SS}$ . Be sure to turn off the trickle charger (VBC=0), otherwise charger current will be shunted to ground from  $V_{DD}$ .

**\*** Note: systems using lithium batteries should clear the VBC bit to 0 to prevent battery charging. The  $V_{BAK}$  circuitry includes an internal 1 K $\Omega$  series resistor as a safety element.




Figure 7. Real-Time Clock Core Block Diagram

#### Calibration

When the CAL bit in a register 00h is set to 1, the clock enters calibration mode. In calibration mode, the CAL/PFO output pin is dedicated to the calibration function and the power fail output is temporarily unavailable. Calibration operates by applying a digital correction to the counter based on the frequency error. In this mode, the CAL/PFO pin is driven with a 512 Hz (nominal) square wave. Any measured deviation from 512 Hz translates into a timekeeping error. The user converts the measured error in ppm and writes the appropriate correction value to the calibration register. The correction factors are listed in the table below. Positive ppm errors require a negative adjustment that removes

Rev. 2.0 Dec. 2007 pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to 1, where as negative ppm adjustments have CALS = 0. After calibration, the clock will have a maximum error of  $\pm$  2.17 ppm or  $\pm$  0.09 minutes per month at the calibrated temperature.


The calibration setting is stored in F-RAM so is not lost should the backup source fail. It is accessed with bits CAL.4-0 in register 01h. This value only can be written when the CAL bit is set to a 1. To exit the calibration mode, the user must clear the CAL bit to a 0. When the CAL bit is 0, the CAL/PFO pin will revert to the power fail output function.

#### **Crystal Oscillator**

The crystal oscillator is designed to use a 12.5pF crystal without the need for external components, such as loading capacitors. The FM31L27x device has built-in loading capacitors that match the crystal.

If a 32.768kHz crystal is not used, an external oscillator may be connected to the FM31L27x. Apply the oscillator to the X1 pin. Its high and low voltage levels can be driven rail-to-rail or amplitudes as low as approximately 500mV p-p. To ensure proper operation, a DC bias must be applied to the X2 pin. It should be centered between the high and low levels on the X1 pin. This can be accomplished www.DataSheet4U with a voltage divider.

In the example, R1 and R2 are chosen such that the X2 voltage is centered around the X1 oscillator drive levels. If you wish to avoid the DC current, you may choose to drive X1 with an external clock and X2 with an inverted clock using a CMOS inverter.



**Layout for Surface Mount Crystal** (red = top layer, green = bottom layer)





Figure 8. External Oscillator

#### Layout Requirements

The X1 and X2 crystal pins employ very high impedance circuits and the oscillator connected to these pins can be upset by noise or extra loading. To reduce RTC clock errors from signal switching noise, a guard ring must be placed around these pads and the guard ring grounded. SDA and SCL traces should be routed away from the X1/X2 pads. The X1 and X2 trace lengths should be less than 5 mm. The use of a ground plane on the backside or inner board layer is preferred. See layout example. Red is the top layer, green is the bottom layer.



**Layout for Through Hole Crystal** (red = top layer, green = bottom layer)

#### **Calibration Adjustments**

	Positiv	e Calibration for slo	w clocks: Calibra	tion will achieve $\pm$	2.17 PPM after calibration
	Measured Fre	equency Range	Error Range (F	PM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	511.9989	0	2.17	000000
1	511.9989	511.9967	2.18	6.51	100001
2	511.9967	511.9944	6.52	10.85	100010
3	511.9944	511.9922	10.86	15.19	100011
4	511.9922	511.9900	15.20	19.53	100100
5	511.9900	511.9878	19.54	23.87	100101
6	511.9878	511.9856	23.88	28.21	100110
7	511.9856	511.9833	28.22	32.55	100111
8	511.9833	511.9811	32.56	36.89	101000
9	511.9811	511.9789	36.90	41.23	101001
10	511.9789	511.9767	41.24	45.57	101010
11	511.9767	511.9744	45.58	49.91	101011
12	511.9744	511.9722	49.92	54.25	101100
13	511.9722	511.9700	54.26	58.59	101101
14	511.9700	511.9678	58.60	62.93	101110
15	511.9678	511.9656	62.94	67.27	101111
16	511.9656	511.9633	67.28	71.61	110000
17	511.9633	511.9611	71.62	75.95	110001
18	511.9611	511.9589	75.96	80.29	110010
19	511.9589	511.9567	80.30	84.63	110011
20	511.9567	511.9544	84.64	88.97	110100
21	511.9544	511.9522	88.98	93.31	110101
22	511.9522	511.9500	93.32	97.65	110110
23	511.9500	511.9478	97.66	101.99	110111
24	511.9478	511.9456	102.00	106.33	111000
25	511.9456	511.9433	106.34	110.67	111001
26	511.9433	511.9411	110.68	115.01	111010
27	511.9411	511.9389	115.02	119.35	111011
28	511.9389	511.9367	119.36	123.69	111100
29	511.9367	511.9344	123.70	128.03	111101
30	511.9344	511.9322	128.04	132.37	111110
31	511.9322	511.9300	132.38	136.71	111111

	Negati	ve Calibration for fast	clocks: Calibrat	ion will achieve $\pm$	2.17 PPM after calibration
	Measured Fre	equency Range	Error Ran	ge (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	512.0011	0	2.17	000000
1	512.0011	512.0033	2.18	6.51	000001
2	512.0033	512.0056	6.52	10.85	000010
3	512.0056	512.0078	10.86	15.19	000011
4	512.0078	512.0100	15.20	19.53	000100
5	512.0100	512.0122	19.54	23.87	000101
6	512.0122	512.0144	23.88	28.21	000110
7	512.0144	512.0167	28.22	32.55	000111
8	512.0167	512.0189	32.56	36.89	001000
9	512.0189	512.0211	36.90	41.23	001001
10	512.0211	512.0233	41.24	45.57	001010
11	512.0233	512.0256	45.58	49.91	001011
12	512.0256	512.0278	49.92	54.25	001100
13	512.0278	512.0300	54.26	58.59	001101
14	512.0300	512.0322	58.60	62.93	001110
15	512.0322	512.0344	62.94	67.27	001111
16	512.0344	512.0367	67.28	71.61	010000
17	512.0367	512.0389	71.62	75.95	010001
18	512.0389	512.0411	75.96	80.29	010010
19	512.0411	512.0433	80.30	84.63	010011
20	512.0433	512.0456	84.64	88.97	010100
21	512.0456	512.0478	88.98	93.31	010101
22	512.0478	512.0500	93.32	97.65	010110
23	512.0500	512.0522	97.66	101.99	010111
24	512.0522	512.0544	102.00	106.33	011000
25	512.0544	512.0567	106.34	110.67	011001
26	512.0567	512.0589	110.68	115.01	011010
27	512.0589	512.0611	115.02	119.35	011011
28	512.0611	512.0633	119.36	123.69	011100
29	512.0633	512.0656	123.70	128.03	011101
30	512.0656	512.0678	128.04	132.37	011110
31	512.0678	512.0700	132.38	136.71	011111

# **Register Map**

The RTC and processor companion functions are accessed via 25 special function registers mapped to a separate 2wire device ID. The interface protocol is described below. The registers contain timekeeping data, control bits, or information flags. A description of each register follows the summary table below.

#### **Register Map Summary Table**

Nonvolatile = 🗌 Battery-backed = 🔲

1	Address	D7	D6	D5	D4	D3	D2	D1	D0	Function	Range
	18h				al Number B					Serial Number 7	FFh
	17h			Seria	al Number B	syte 6				Serial Number 6	FFh
Г	16h			Seria	al Number B	syte 5				Serial Number 5	FFh
	15h			Seria	al Number B	syte 4				Serial Number 4	FFh
J.¢	om 14h			Seria	al Number B	lyte 3				Serial Number 3	FFh
	13h				al Number B	<u>,</u>				Serial Number 2	FFh
	12h			Seria	al Number B	syte 1				Serial Number 1	FFh
	11h				al Number B	,				Serial Number 0	FFh
	10h			-	ounter 2 MS					Event Counter 2 MSB	FFh
	0Fh			С	ounter 2 LS	B				Event Counter 2 LSB	FFh
	0Eh				ounter 1 MS					Event Counter 1 MSB	FFh
	0Dh			С	ounter 1 LS					Event Counter 1 LSB	FFh
	0Ch					RC	CC	C2P	C1P	Event Count Control	
	0Bh	SNL	-	FC	WP1	WP0	VBC	-	VTP	Companion Control	
	0Ah	WDE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0	Watchdog Control	
	09h	WTR	POR	LB	-	WR3	WR2	WR1	WR0	Watchdog Restart/Flag	
	08h		10 y	rears			yea	ars		Years	00-99
	07h	0	0	0	10 mo		moi	nths		Month	1-12
	06h	0	0	10 0	date		da	ate		Date	1-31
	05h	0	0	0	0	0		day		Day	1-7
	04h	0	0	10 h	ours		ho	urs		Hours	0-23
	03h	0		10 minutes			min	utes		Minutes	0-59
	02h	0		10 seconds				onds		Seconds	0-59
	01h	/OSCEN	reserved	CALS	CAL4	CAL3	CAL2	CAL1	CAL0	CAL/Control	
L	00h	reserved	CF	reserved	reserved	reserved	CAL	W	R	RTC Control	

Note: When the device is first powered up and programmed, all registers must be written because the batterybacked register values cannot be guaranteed. The table below shows the default values of the non-volatile registers. All other register values should be treated as unknown.

#### **Default Register Values**

egister value
Hex Value
0x00
0x1F
0x80

# **Register Description**

# Address Description

18h	Serial Num	ber Byte 7						
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56
					0, read-only wh			511.00
17h	Serial Num				, <u>,</u>			
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48
					ad-only when S			511.40
16h	Serial Num		. Redd/ write wr		ad-only when c		latife.	
1011	D7	D6	D5	D4	D3	D2	D1	D0
U.com	SN.47	SN.46	SN.45	SN.44	SN.43	SN.42	SN.41	SN.40
					ad-only when S			
15h	Serial Num			,	, j			
15h	D7	D6	D5	D4	D3	D2	D1	D0
	SN.39	SN.38	SN.37	SN.36	SN.35	SN.34	SN.33	SN.32
					ad-only when S			511.52
14h	Serial Num							
	D7	D6	D5	D4	D3	D2	D1	D0
14h 13h	CNI 21	GNI 20	SNI 20	CDI 20	SNI 27			
	SN.31 Byte 3 of the	SN.30 serial number	SN.29 Read/write w	SN.28	SN.27 ad-only when S	SN.26	SN.25	SN.24
	Serial Num		. Read/ write wr	lien SNL-0, re	ad-only when a	SINE-1. INOIIVO	datile.	
1511	D7	D6	D5	D4	D3	D2	D1	D0
	SN.23	SN.22	SN.21	SN.20	SN.19 ad-only when S	SN.18	SN.17	SN.16
12h	Serial Num		. Keau/ wille wi	$\frac{1000}{100} \frac{1000}{100} 1$	au-only when s	SINL-1. INOIIVO	latile.	
1211	D7	Del Dyte I D6	D5	D4	D3	D2	D1	D0
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8
111			. Read/write w	hen SNL=0, re	ad-only when S	SNL=1. Nonvo	latile.	
11h	Serial Num D7	Der Byte U D6	D5	D4	D3	D2	D1	D0
	D7	Do	105	D4	D3	D2	DI	DU
	SN.7	SN.6	SN.5	SN.4	SN.3	SN.2	SN.1	SN.0
101			Read/write whe	n SNL=0, reac	l-only when SN	L=1. Nonvola	tile.	
10h	Counter 2		D.#			DA	Dí	DA
	D7	D6	D5	D4	D3	D2	D1	D0
	C2.15	C2.14	C2.13	C2.12	C2.11	C2.10	C2.9	C2.8
			ements on over	rflows from Co	ounter 2 LSB. E	Battery-backed	, read/write.	
0Fh	Counter 2							
	D7	D6	D5	D4	D3	D2	D1	D0
	C2.7	C2.6	C2.5	C2.4	C2.3	C2.2	C2.1	C2.0
				rammed edge	event on CNT2	input or overf	lows from Cou	nter 1 MSI
		Battery-backe	d, read/write .					
0Eh	Counter 1						54	
	D7	D6	D5	D4	D3	D2	D1	D0
	C1.15	C1.14	C1.13	C1.12	C1.11	C1.10	C1.9	C1.8
1			ements on over	rflows from Co	ounter 1 LSB. E	Battery-backed	, read/write.	
	10 4 11							
0Dh	Counter 1							
0Dh	Counter 1 D7	LSB D6	D5	D4	D3	D2	D1	D0

0Ch	Event Co			1	1					
	D7	D6	D5	D4	D,	3	D2		D1	D0
	-	-	-	-	RC		CC		C2P	C1P
RC			is bit to 1 takes					wing the	e system to	read the
00	values without missing count events. The RC bit will be automatically cleared.									
CC	Counter Cascade. When CC=0, the event counters operate independently according to the edge programmed by C1P and C2P representively. When CC=1 the counters are asserted to grant one 32 bit counter. The registers of									
	C1P and C2P respectively. When CC=1, the counters are cascaded to create one 32-bit counter. The registers of Counter 2 represent the most significant 16-bits of the counter and CNT1 is the controlling input. Bit C2P is									
			. Battery-backe		counter a	nu ert		intro i i i i i i i i i i i i i i i i i i i	5 mput. Di	11 021 15
C2P	CNT2 dete	ects falling edg	ges when C2P =	0, rising edges						C=1. The va
	of Event C	ounter 2 may	inadvertently in	crement if C2F	is chang	ged. Ba	ttery-backe	d, read/	write.	
C1P			ges when C1P =				The value	of Even	t Counter	1 may
0.01			if C1P is change	ed. Battery-bac	ked, read	/write.				
0Bh		ion Control	D5	D4			DA	- T	D1	DA
	D7	D6	D5	D4	D.	3	D2		D1	D0
	SNL	-	FC	WP1	WF		VBC		-	VTP
SNL			ting to a 1 mak		to 18h a	nd SNI	_ permanen	tly read	l-only. SN	L cannot b
FC	Cleared on	ice set to I. N	to '1' (and VB	$\frac{1}{\sqrt{1}}$	1 m 1 tr	ial-la al		nt to ho	aummiad a	n V
гС			ables the charge					in to be	supplied o	m v <sub>BAK</sub> .
WP1-0			control the wri					latile re	ead/write	
				ie protocion of		lory ur				
	<u>v</u>	Write protect	addresses	WP1 WP0	)					
	1	None		0 0						
	I	Bottom 1/4		0 1						
	F	Bottom 1/2		1 0						
	-									
		Full array		1 1						
VBC	VBAK Ch	Full array arger Control.	Setting VBC to	$\frac{1}{10^{\circ} 1^{\circ} (\text{and FC}=0^{\circ})}$	)) causes	a ~80 j	uA (1 mA i	f FC=1)	) trickle ch	arge curren
	VBAK Charles be supplied	Full array arger Control. d on V <sub>BAK</sub> . Cle	earing VBC to '	0' disables the	charge cu	urrent.	Nonvolatile	e, read/v	vrite.	-
VBC VTP	VBAK Charles be supplied	Full array arger Control. d on V <sub>BAK</sub> . Cle	Setting VBC to earing VBC to for the reset tr	0' disables the	charge cu	urrent.	Nonvolatile	e, read/v	vrite.	-
	VBAK Cha be supplied VTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont	earing VBC to ' trols the reset tr	0' disables the	charge cu	urrent.	Nonvolatile	e, read/v	vrite.	-
	VBAK Cha be supplied VTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont Frip Voltage	earing VBC to ' trols the reset tr <u>VTP</u>	0' disables the	charge cu	urrent.	Nonvolatile	e, read/v	vrite.	-
	VBAK Cha be supplied VTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V	earing VBC to <u>c</u> trols the reset tr <u>VTP</u> 0	0' disables the	charge cu	urrent.	Nonvolatile	e, read/v	vrite.	-
VTP	H VBAK Ch be supplied VTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V	earing VBC to ' trols the reset tr <u>VTP</u>	0' disables the	charge cu	urrent.	Nonvolatile	e, read/v	vrite.	-
	H VBAK Ch be supplied VTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b>	earing VBC to <sup>6</sup> trols the reset tr <u>VTP</u> 0 1	0' disables the ip point for the	charge cu low VDI	urrent. D reset	Nonvolatile function. N	e, read/v	vrite. tile, read/w	vrite.
VTP	H VBAK Ch be supplied VTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V	earing VBC to <u>c</u> trols the reset tr <u>VTP</u> 0	0' disables the	charge cu	urrent. D reset	Nonvolatile	e, read/v	vrite.	-
VTP 0Ah	H VBAK Chibe supplied VTP select Watchdo D7 WDE	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V g Control D6	earing VBC to ' trols the reset tr VTP 0 1 D5 -	0' disables the ip point for the D4 WDT4	charge cu low VDI	urrent. D reset 3 T3	Nonvolatile function. N D2 WDT2	e, read/v Jonvolat	vrite. tile, read/w D1 WDT1	vrite. D0 WDTC
VTP	H VBAK Chibe supplied VTP select Watchdo D7 WDE Watchdog	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Trip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> - Enable. Wher	earing VBC to ' trols the reset tr <u>VTP</u> 0 1 <b>D5</b> - n WDE=1, a wa	0' disables the ip point for the D4 WDT4 tchdog timer fa	charge cu low VDI D WD ult will c	ause th	Nonvolatile function. N D2 WDT2 e /RST sign	e, read/v Ionvolat	vrite. tile, read/w D1 WDT1 o active. W	vrite. D0 WDTC Vhen WDE =
VTP 0Ah	H VBAK Chibe supplied VTP select Watchdo D7 WDE Watchdog the timer re	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> - Enable. Wher uns but has no	vrols the reset tr <u>VTP</u> 0 1 <b>D5</b> - wDE=1, a wa o effect on /RST	0' disables the ip point for the D4 WDT4 tchdog timer fa	charge cu low VDI D WD ult will c VTR flag	<b>3</b> T3 ause th g will bo	Nonvolatile function. N D2 WDT2 e /RST sign e set when a	e, read/v lonvolat	vrite. tile, read/w <b>D1</b> wDT1 o active. W occurs. Not	<b>D0</b> WDTC When WDE = te as the tim
VTP 0Ah	H VBAK Chibe supplied VTP select Watchdo D7 WDE Watchdog the timer run is free-run	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> - Enable. Wher uns but has no ning, users sho	vTP 0 1 D5 0 1 D5 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WF	charge cu low VDI D WD ult will c VTR flag	<b>3</b> T3 ause th g will bo	Nonvolatile function. N D2 WDT2 e /RST sign e set when a	e, read/v lonvolat	vrite. tile, read/w <b>D1</b> wDT1 o active. W occurs. Not	vrite. D0 WDT( /hen WDE = te as the tim
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select UTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Trip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> - Enable. Wher uns but has no ning, users sho terval occurs. 1	vTP 0 1 D5 0 1 D5 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WF ad/write.	charge cu low VDI Di WD ult will c VTR flag 3-0 prior	<b>3</b> <b>3</b> <b>1</b> <b>3</b> <b>1</b> <b>3</b> <b>1</b> <b>3</b> <b>1</b> <b>3</b> <b>1</b> <b>3</b> <b>1</b> <b>3</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b>	Nonvolatile function. N D2 WDT2 e /RST sign e set when a ing WDE=	e, read/v lonvolat nal to gc a fault o 1. This a	D1 WDT1 O active. Wo assures a f	vrite. D0 WDTC /hen WDE te as the tim full watchdo
VTP 0Ah	H VBAK Chibe supplied VTP select WTP select UTP select	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Trip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. T Timeout. Indi	vTP 0 1 D5 0 1 D5 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WF id/write.	Charge cu low VDI D( WD ult will c VTR flag 3-0 prior	3 T3 ause th will by r to sett	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m	e, read/v lonvolat nal to gc a fault o 1. This a ns resolu	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdo D7 WDE Watchdog the timer run is free-run timeout int Watchdog timeouts an	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Trip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded wher	vTP 0 1 <b>D5</b> 0 1 <b>D5</b> 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa tchdog timer fa however the V timer using WF timer using WF timer using WF to write. hum watchdog t started by writi	Diametric charge cu low VDI	<b>3</b> <b>3</b> <b>13</b> ause th g will b r to sett nterval 010b pa	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF	e, read/v lonvolat nal to gc a fault o 1. This a ns resolu R3-0. No	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select Watchdo D7 WDE Watchdog the timer ruis free-runn timeout int Watchdog the timer runn timeout sat	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Trip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when Watchdog tim	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa tchdog timer fa however the V timer using WF timer using WF timer using WF to write. hum watchdog t started by writi	Diametric charge cu low VDI	<b>3</b> <b>3</b> <b>13</b> ause th g will b r to sett nterval 010b pa	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m	e, read/v lonvolat nal to gc a fault o 1. This a ns resolu R3-0. No	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdo D7 WDE Watchdog the timer rr is free-runn timeout int Watchdog timeouts an	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded wher <u>Watchdog tim</u> invalid – defa	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WF id/write. num watchdog t started by writi <u>WDT4 V</u> 0	Diametric charge cu low VDI	3 3 3 3 3 3 3 3 3 3 3 3 3 3	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF	e, read/v lonvolat nal to gc a fault o 1. This a ns resolu R3-0. No	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog UVTP WDE Watchdog the timer rr is free-runn timeout int Watchdog timeouts an UVTP Select UVTP Sel	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> - Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> invalid – defa 100 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WF id/write. num watchdog t started by writi WDT4 V	D: WD WD WD WTR flag C3-0 prior imeout in ng the 10 WDT3 W	3 3 3 3 3 3 3 3 3 3 3 3 3 3	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W	nal to go a fault o 1. This a resolu 3. O. No <u>DT0</u>	D1 WDT1 D active. W occurs. Not assures a f	D0 WDT0 When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdo D7 WDE Watchdog the timer run timeout int Watchdog timeouts an UMACHOS	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> invalid – defa 100 ms 200 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WF id/write. num watchdog t started by writi <u>WDT4 V</u> 0	D: low VDI UNT UNT UNT UNT UNT UNT UNT UNT UNT UNT	3 3 3 3 3 3 3 3 3 3 3 3 3 3	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0	nal to go a fault o 1. This a resolu 3.0. No <u>DT0</u> 0	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdo D7 WDE Watchdog the timer run timeout int Watchdog timeouts an UMACHOS	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> - Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> invalid – defa 100 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi WDT4 V 0 0	D: low VDI Ult will c VTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0	3 3 T3 ause th 3 will be r to sette nterval 010b pa 0 0 0	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0	nal to gc a fault o 1. This a resolu 3. Content as resolu 3. No <u>DTO</u> 0 1	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdo D7 WDE Watchdog the timer run timeout int Watchdog timeouts an UMACHOS	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> invalid – defa 100 ms 200 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi <u>WDT4 V</u> 0 0 0	D: Iow VDI Iow VDI WD Ult will c VTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0	3 3 T3 ause th 3 will be r to sett nterval 010b pa /DT2 0 0 0 0	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1	e, read/v lonvolat nal to go a fault o 1. This a rs resolu R3-0. No <u>DTO</u> 0 1 0	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog the timer rr is free-runt timeout int Watchdog timeouts at U	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit cont <u>Frip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> invalid – defa 100 ms 200 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi WDT4 V 0 0 0 0	D: low VDI WD ult will c VTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0	3 T3 ause th g will be r to sett nterval 010b pa /DT2 0 0 0 0	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1 1	nal to go a fault o 1. This a resolu 3-0. No <u>DTO</u> 0 1 0 1	D1 WDT1 D active. W occurs. Not assures a f	vrite. <b>D0</b> WDT( /hen WDE = te as the tim ull watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog The time run timeout int Watchdog the timer run timeouts an UATCHOS THE SELECT	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit control. <u>Crip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> (nvalid – defa 100 ms 200 ms 300 ms  2000 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi <u>WDT4 V</u> 0 0 0 0 0 1	D: low VDI WD ult will c VTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0 0	3 3 T3 ause th 3 will be r to sett nterval 10b pa 0 0 0 0 1	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1 1 1	nal to gc a fault o 1. This a ns resolu 3-0. No <u>DTO</u> 0 1 0 1 0	D1 WDT1 D active. W occurs. Not assures a f	D0 WDT0 When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog the timer run timeout int Watchdog timeouts an UT UT UT UT UT UT UT UT UT UT UT UT UT	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit control. <u>Crip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. T Timeout. Indi re loaded when <u>Watchdog tim</u> (nvalid – defa 100 ms 2000 ms 2000 ms 2100 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi <u>WDT4 V</u> 0 0 0 0 0 1 1	barge ct low VDI Di WD ult will c WTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0 0 0 0	3 3 3 T3 ause th 3 will by r to sett nterval 010b pa /DT2 0 0 0 0 0 0 1 1	Nonvolatile function. N D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1 1 1 0 0 0	nal to go a fault o 1. This a resolut 3. O. No <u>(DTO)</u> 0 1 0 1 0 1 0 1	D1 WDT1 D active. W occurs. Not assures a f	vrite. <b>D0</b> WDT( /hen WDE = te as the tim ull watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog the timer run timeout int Watchdog timeouts an UT UT UT UT UT UT UT UT UT UT UT UT UT	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit control. <u>Crip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded when <u>Watchdog tim</u> (nvalid – defa 100 ms 200 ms 300 ms  2000 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi <u>WDT4 V</u> 0 0 0 0 0 1	D: low VDI WD ult will c VTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0 0	3 3 T3 ause th 3 will be r to sett nterval 10b pa 0 0 0 0 1	D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1 1 1	nal to gc a fault o 1. This a ns resolu 3-0. No <u>DTO</u> 0 1 0 1 0	D1 WDT1 D active. W occurs. Not assures a f	vrite. <b>D0</b> WDT( /hen WDE = te as the tim ull watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog the timer run timeout int Watchdog timeouts an UT UT UT UT UT UT UT UT UT UT UT UT UT	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit control. <u>Crip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. T Timeout. Indi re loaded when <u>Watchdog tim</u> (nvalid – defa 100 ms 2000 ms 2000 ms 2100 ms	vrois the reset tr vrp 0 1 D5 wDE=1, a wa offect on /RST puld restart the to Nonvolatile, reac cates the minim n the timer is re neout	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi <u>WDT4 V</u> 0 0 0 0 0 1 1	barge ct low VDI Di WD ult will c WTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0 0 0 0	3 3 3 T3 ause th 3 will by r to sett nterval 010b pa /DT2 0 0 0 0 0 0 1 1	Nonvolatile function. N D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1 1 1 0 0 0	nal to go a fault o 1. This a resolut 3. O. No <u>(DTO)</u> 0 1 0 1 0 1 0 1	D1 WDT1 D active. W occurs. Not assures a f	D0 WDTC When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select Watchdo D7 WDE Watchdog the timer rr is free-run timeout int Watchdog timeouts at	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit control. <u>Crip Voltage</u> 2.6V 2.9V <b>g Control</b> <b>D6</b> Enable. Wher uns but has no ning, users sho terval occurs. T Timeout. Indi re loaded when <u>Watchdog tim</u> (nvalid – defa 100 ms 2000 ms 2000 ms 2100 ms	vTP 0 1 <b>D5</b> 0 1 <b>D5</b> 0 1 <b>D5</b> 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0' disables the ip point for the ip point for the <b>D4</b> WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi <u>WDT4 V</u> 0 0 0 0 0 1 1	barge ct low VDI Di WD ult will c WTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0 0 0 0	3 3 3 T3 ause th 3 will by r to sett nterval 010b pa /DT2 0 0 0 0 0 0 1 1	Nonvolatile function. N D2 WDT2 e /RST sign e set when a ing WDE= with 100 m ttern to WF WDT1 W 0 0 1 1 1 0 0 0	nal to go a fault o 1. This a resolut 3. O. No <u>(DTO)</u> 0 1 0 1 0 1 0 1	D1 WDT1 D active. W occurs. Not assures a f	D0 WDT0 WDT0 When WDE = te as the tim full watchdog
VTP 0Ah WDE	H VBAK Chibe supplied VTP select WTP select Watchdog The timer run timeout int Watchdog the timer run timeouts an U U U U U U U U U U U U U U U U U U U	Full array arger Control. d on V <sub>BAK</sub> . Cle t. This bit control. Crip Voltage 2.6V 2.9V g Control D6 Enable. Wher uns but has no ning, users sho terval occurs. I Timeout. Indi re loaded wher Watchdog tim invalid – defa 100 ms 2000 ms 2000 ms 2100 ms 22000 ms	vTP 0 1 <b>D5</b> 0 1 <b>D5</b> 0 1 <b>D5</b> 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0' disables the ip point for the ip point for the WDT4 tchdog timer fa , however the V timer using WE id/write. num watchdog t started by writi WDT4 V 0 0 0 0 0 1 1 1 1	barge ct low VDI Di WD ult will c WTR flag 3-0 prior imeout in ng the 10 VDT3 W 0 0 0 0 0 0 0	3 T3 ause th g will by r to sett nterval 010b pa /DT2 0 0 0 0 0 1 1 1	Nonvolatile function. N D2 WDT2 e /RST sign e set when a ing WDE= with 100 m tttern to WF WDT1 W 0 0 1 1 1 0 0 1	e, read/v lonvolat nal to gc a fault o 1. This a ns resolu 3-0. No <u>'DTO</u> 0 1 0 1 0 1 0 1 0	D1 WDT1 D active. W occurs. Not assures a f	D0 WDT0 WDT0 When WDE = te as the tim full watchdog

09h	Watchdo	g Restart &	Flags					
	D7	D6	D5	D4	D3	D2	D1	D0
	WTR	POR	LB	-	WR3	WR2	WR1	WR0
WTR			lag: When a wa					
			th WTR and PC				irred since the	flags were
DOD			ery-backed. Re				1	D 1 1 1
POR			hen the /RST pi d by the user. N					
			were cleared by					
LB			ower up, if the V					
			set to 1. The use					
			et, user can clea					
WR3-0			ng a pattern 10					
			Writing any part of the Writing of the Writing and POR, and LB flat					
om	users to cre	cai the wirk, i	OR, and LD II	ags without and	teting the water	luog tiller. Dat	tery-backed, w	The-only.
08h	Timekeep	oing – Years	5					
	D7	D6	D5	D4	D3	D2	D1	D0
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0
			BCD digits of th					
		or 10s of years	s. Each nibble o	perates from 0	to 9. The range	for the register	is 0-99. Batter	y-backed,
	read/write.	-						
07h	-	oing – Mont					51	<b>.</b>
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0
			for the month.					
			the upper digit	and operates fro	m 0 to 1. The $i$	range for the re	gister is 1-12. I	Battery-
0.01	backed, rea							
		D-4-	- C 41 41.					
UUII			of the month	D4	D2	D2	D1	D0
UUII	D7	D6	D5	D4	D3	D2	D1	D0
UUII	<b>D7</b>	<b>D6</b> 0	<b>D5</b> 10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0
oon	D7 0 Contains th	D6 0 ne BCD digits	D5 10 date.1 for the date of t	10 date.0 the month. Low	Date.3 er nibble conta	Date.2 ins the lower di	Date.1	Date.0 es from 0 to 9
UUII	D7 0 Contains th upper nibb	D6 0 ne BCD digits	<b>D5</b> 10 date.1	10 date.0 the month. Low	Date.3 er nibble conta	Date.2 ins the lower di	Date.1	Date.0 es from 0 to 9
	0 Contains th upper nibbi read/write.	D6 0 ne BCD digits le contains the	D5 10 date.1 for the date of t e upper digit and	10 date.0 the month. Low	Date.3 er nibble conta	Date.2 ins the lower di	Date.1	Date.0 es from 0 to 9
	0 Contains th upper nibbi read/write.	D6 0 ne BCD digits	D5 10 date.1 for the date of t e upper digit and	10 date.0 the month. Low	Date.3 er nibble conta	Date.2 ins the lower di	Date.1	Date.0 es from 0 to 9;
	D7 0 Contains th upper nibbi read/write. Timekeep D7	D6 0 ne BCD digits le contains the Ding – Day o D6	D5 10 date.1 for the date of t e upper digit and f the week D5	10 date.0 the month. Low l operates from <b>D4</b>	Date.3 er nibble conta 0 to 3. The ran D3	Date.2 ins the lower di ge for the regis D2	Date.1 igit and operate ter is 1-31. Bat D1	Date.0 s from 0 to 9 tery-backed, D0
	D7 0 Contains th upper nibbl read/write. Timekeep D7 0	D6 0 ne BCD digits le contains the Ding – Day o D6 0	D5 10 date.1 for the date of t e upper digit and f the week D5 0	10 date.0 the month. Low d operates from <b>D4</b> 0	Date.3 er nibble conta 0 to 3. The ran D3 0	Date.2 ins the lower di ge for the regis <b>D2</b> Day.2	Date.1 igit and operate ter is 1-31. Bat <b>D1</b> Day.1	Date.0 es from 0 to 9 tery-backed, <b>D0</b> Day.0
	D7 0 Contains th upper nibbi read/write. Timekeep D7 0 Lower nibb	D6 0 ne BCD digits le contains the <b>bing – Day o</b> D6 0 0 bele contains a	D5 10 date.1 for the date of t e upper digit and f the week D5	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t	Date.3 er nibble conta 0 to 3. The ran D3 0 he week. Day c	Date.2 ins the lower di ge for the regis <b>D2</b> Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 es from 0 to 9 tery-backed, D0 Day.0 nat counts
05h	D7 0 Contains th upper nibbl read/write. Timekeep D7 0 Lower nibb from 1 to 7 date. Batter	D6 0 ne BCD digits le contains the <b>bing – Day o</b> D6 0 0 ble contains a ' then returns t ry-backed, rea	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correction o 1. The user m d/write.	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t	Date.3 er nibble conta 0 to 3. The ran D3 0 he week. Day c	Date.2 ins the lower di ge for the regis <b>D2</b> Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 es from 0 to 9 tery-backed, D0 Day.0 nat counts
05h	D7 0 Contains th upper nibb read/write. Timekeep D7 0 Lower nibb from 1 to 7 date. Batter Timekeep	D6 0 e BCD digits le contains the oing – Day o D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corre o 1. The user m d/write. s	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t	Date.3 er nibble conta 0 to 3. The ran D3 0 he week. Day c ning to the day	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 Date.0 s from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the
05h	D7 0 Contains th upper nibbl read/write. Timekeep D7 0 Lower nibb from 1 to 7 date. Batter	D6 0 ne BCD digits le contains the <b>bing – Day o</b> D6 0 0 ble contains a ' then returns t ry-backed, rea	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correction o 1. The user m d/write.	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t	Date.3 er nibble conta 0 to 3. The ran D3 0 he week. Day c	Date.2 ins the lower di ge for the regis <b>D2</b> Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 es from 0 to 9 tery-backed, D0 Day.0 nat counts
05h	D7 0 Contains th upper nibb read/write. Timekeep D7 0 Lower nibb from 1 to 7 date. Batter Timekeep	D6 0 e BCD digits le contains the oing – Day o D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corre o 1. The user m d/write. s	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t nust assign mean	Date.3 er nibble conta 0 to 3. The ran D3 0 he week. Day c ning to the day	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra	Date.0 s from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the
05h	D7 0 Contains th upper nibble read/write. Timekeep D7 0 Lower nibble from 1 to 7 date. Batter Timekeep D7 0 Contains th	D6 0 ne BCD digits le contains the Ding – Day o D6 0 0 ble contains a ' then returns t ry-backed, rea Ding – Hours D6 0 0 0 0 0 0 0 0 0 0 0 0 0	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correction of the user methan distribution of the user methan distribution of the user of th	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t sust assign mean <b>D4</b> 10 hours.0 nour format. Lo	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day coning to the day D3 Hours.3 wer nibble contained	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 Date.0 ss from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to
05h	D7 0 Contains th upper nibb read/write. Timekeep D7 0 Lower nibb from 1 to 7 date. Batter Timekeep D7 0 Contains th 9; upper ni	D6 0 ne BCD digits le contains the Ding – Day o D6 0 Dele contains a ' then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits)	D5 10 date.1 for the date of the upper digit and the upper digit and f the week D5 0 value that correction of 1. The user m d/write. s D5 10 hours.1 of hours in 24-1 ) contains the upper digits of the upper digit	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t sust assign mean <b>D4</b> 10 hours.0 nour format. Lo	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day coning to the day D3 Hours.3 wer nibble contained	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 ss from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to
05h 04h	D7 0 Contains th upper nibble read/write. Timekeeg D7 0 Lower nibble from 1 to 7 date. Batter D7 0 Contains th 9; upper nii Battery-bace	D6 0 ne BCD digits le contains the Ding – Day o D6 0 0 0 0 0 0 0 0 0 0 0 0 0	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correctly of 1. The user med/write. s D5 10 hours.1 of hours in 24-1 ) contains the up te.	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t sust assign mean <b>D4</b> 10 hours.0 nour format. Lo	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day coning to the day D3 Hours.3 wer nibble contained	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 Date.0 ss from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to
05h 04h	D7 0 Contains th upper nibble read/write. Timekeeg D7 0 Lower nibble from 1 to 7 date. Batter D7 0 Contains th 9; upper nii Battery-bac Timekeeg	D6 0 ne BCD digits le contains the Ding – Day o D6 0 Dele contains a 7 then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits cked, read/wri Ding – Minu	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correctly of 1. The user method d/write. S D5 10 hours.1 of hours in 24-1 ) contains the up te. tes	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t nust assign mean <b>D4</b> 10 hours.0 hour format. Lo pper digit and o	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day of hing to the day D3 Hours.3 wer nibble com perates from 0	Date.2 ins the lower dige for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the registe	Date.0 Date.0 Date.0 Date.0 Datery-backed, D0 Day.0 Day.0 Day.0 Date counts ated with the D0 Hours.0 ttes from 0 to r is 0-23.
05h 04h	D7 0 Contains th upper nibble read/write. Timekeeg D7 0 Lower nibble from 1 to 7 date. Batter D7 0 Contains th 9; upper nii Battery-bace	D6 0 ne BCD digits le contains the Ding – Day o D6 0 0 0 0 0 0 0 0 0 0 0 0 0	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correctly of 1. The user med/write. s D5 10 hours.1 of hours in 24-1 ) contains the up te.	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t sust assign mean <b>D4</b> 10 hours.0 nour format. Lo	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day coning to the day D3 Hours.3 wer nibble contained	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 Stery-backed, D0 Day.0 hat counts ated with the D0 Hours.0 tes from 0 to
05h 04h	D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibb from 1 to 7 date. Batter Timekeeg D7 0 Contains th 9; upper ni Battery-bac Timekeeg D7 0 Contains th 9; upper ni 0 Contains th 9; upper ni 0 Contains th 9; upper ni 0 Contains th 9; upper ni 0 Contains th 0 Contains th	D6 0 ne BCD digits le contains the Ding – Day 0 D6 0 Dele contains a 7 then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits; cked, read/wri Ding – Minu D6 10 min.2	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corre to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1 ) contains the up te. tes D5 10 min.1	10 date.0 the month. Low d operates from <b>D4</b> 0 lates to day of t nust assign mean <b>D4</b> 10 hours.0 hour format. Lo pper digit and o <b>D4</b> 10 min.0	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day coning to the day D3 Hours.3 wer nibble comperates from 0 D3 Min.3	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1	Date.0 Date.0 rs from 0 to 9; tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0
06h 05h 04h 03h	D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibt from 1 to 7 date. Batter Timekeeg D7 0 Contains th 9; upper ni Battery-bac Timekeeg D7 0 Contains th 9; upper ni Battery-bac	D6 0 ne BCD digits le contains the Ding – Day o D6 0 Dele contains a 7 then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits cked, read/wri Ding – Minu D6 10 min.2 ne BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corree o 1. The user m d/write. s D5 10 hours.1 of hours in 24-1 ) contains the up te. tes D5 10 min.1 of min.1 of minutes. Low	10 date.0         the month. Low         10 operates from         D4         0         lates to day of t         noust assign mean         D4         10 hours.0         nour format. Lo         pper digit and o         D4         10 min.0         wer nibble conta	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day co ning to the day D3 Hours.3 wer nibble com perates from 0 D3 Min.3 ains the lower d	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operato	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter that y is not integrate D1 Hours.1 digit and operate for the register D1 Min.1 es from 0 to 9;	Date.0 Date.0 s from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibble
05h 04h	D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batter Timekeeg D7 0 Contains th 9; upper ni Battery-bac Timekeeg D7 0 Contains th	D6 0 ne BCD digits le contains the Ding – Day o D6 0 Dele contains a 7 then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits cked, read/wri Ding – Minu D6 10 min.2 ne BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corre to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1 ) contains the up te. tes D5 10 min.1	10 date.0         the month. Low         10 operates from         D4         0         lates to day of t         noust assign mean         D4         10 hours.0         nour format. Lo         pper digit and o         D4         10 min.0         wer nibble conta	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day co ning to the day D3 Hours.3 wer nibble com perates from 0 D3 Min.3 ains the lower d	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operato	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter that y is not integrate D1 Hours.1 digit and operate for the register D1 Min.1 es from 0 to 9;	Date.0 Date.0 s from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibble
05h 04h 03h	D7 0 Contains th upper nibb read/write. Timekeen D7 0 Lower nibb from 1 to 7 date. Batten Timekeen D7 0 Contains th 9; upper nii Battery-bac Timekeen D7 0 Contains th read/write.	D6 0 ne BCD digits le contains the Ding – Day o D6 0 Dele contains a ' then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits cked, read/wri Ding – Minu D6 10 min.2 ne BCD value e upper minut	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correctly of the user m d/write. S D5 10 hours.1 of hours in 24-1 ) contains the upper tes D5 10 min.1 of minutes. Lowes s digit and oper	10 date.0         the month. Low         10 operates from         D4         0         lates to day of t         noust assign mean         D4         10 hours.0         nour format. Lo         pper digit and o         D4         10 min.0         wer nibble conta	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day co ning to the day D3 Hours.3 wer nibble com perates from 0 D3 Min.3 ains the lower d	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operato	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter that y is not integrate D1 Hours.1 digit and operate for the register D1 Min.1 es from 0 to 9;	Date.0 Date.0 s from 0 to 9 tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibble
05h 04h 03h	D7 0 Contains th upper nibb read/write. Timekeen D7 0 Lower nibb from 1 to 7 date. Batten Timekeen D7 0 Contains th 9; upper nii Battery-bac Timekeen D7 0 Contains th read/write.	D6 0 ne BCD digits le contains the Ding – Day o D6 0 Dele contains a ' then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits cked, read/wri Ding – Minu D6 10 min.2 ne BCD value e upper minut Ding – Secon	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correction of 1. The user med/write. S D5 10 hours.1 of hours in 24-1 ) contains the upper tes D5 10 min.1 of minutes. Lower es digit and oper ds	10 date.0         the month. Low         10 operates from         D4         0         lates to day of t         nust assign mean         D4         10 hours.0         nour format. Lo         pper digit and o         D4         10 min.0         wer nibble contartes from 0 to	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day co ning to the day D3 Hours.3 wer nibble com perates from 0 D3 Min.3 ains the lower d 5. The range fo	Date.2 ins the lower di ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operator or the register is	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1 es from 0 to 9; 5 0-59. Battery-	Date.0 Date.0 rs from 0 to 9; tery-backed, D0 Day.0 nat counts ated with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibble backed,
05h 04h	D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibb from 1 to 7 date. Batter Timekeeg D7 0 Contains th 9; upper ni Battery-bac Timekeeg D7 0 Contains th read/write. Timekeeg D7	D6 0 he BCD digits le contains the Ding – Day O D6 0 Dele contains a 7 then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits) cked, read/wri D6 10 min.2 ne BCD value e upper minut Ding – Secon D6	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct o 1. The user m d/write. s D5 10 hours.1 of hours in 24-1 ) contains the up te. tes D5 10 min.1 of minutes. Love es digit and ope ds D5	10 date.0         the month. Low         10 operates from         D4         0         lates to day of t         nust assign mean         D4         10 hours.0         nour format. Lo         pper digit and o         D4         10 min.0         wer nibble conta         crates from 0 to         D4	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day of ning to the day D3 Hours.3 wer nibble comperates from 0 D3 Min.3 ains the lower d 5. The range fo	Date.2 ins the lower dige for the regis <b>D2</b> Day.2 of the week is a value, as the da <b>D2</b> Hours2 tains the lower to 2. The range <b>D2</b> Min.2 ligit and operator or the register is	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter that any is not integrate D1 Hours.1 digit and operate for the register D1 Min.1 es from 0 to 9; 60-59. Battery-	Date.0 Date.0 Date.0 Date.0 Date.0 Date.0 Do Day.0 Day.0 Day.0 Day.0 Date counts ated with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibble backed, D0
05h 04h 03h	D7 0 Contains th upper nibble read/write. Timekeep D7 0 Lower nibble from 1 to 7 date. Batter D7 0 Contains th 9; upper nii Battery-bace D7 0 Contains th read/write. Timekeep D7 0 Contains th read/write. Timekeep D7 0 Contains th read/write. Timekeep D7 0 Contains th read/write. Timekeep D7 0 Contains th read/write. Contains th Contains th read/write. Contains th Contains th	D6 0 ne BCD digits le contains the Ding – Day o D6 0 De contains a ' then returns t ry-backed, rea Ding – Hours D6 0 ne BCD value bble (two bits) cked, read/wri D6 10 min.2 ne BCD value e upper minut Ding – Secon D6 10 sec.2	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correction of 1. The user med/write. S D5 10 hours.1 of hours in 24-1 ) contains the upper tes D5 10 min.1 of minutes. Lower es digit and oper ds	10 date.0         the month. Low         operates from         D4         0         lates to day of t         nust assign mean         D4         10 hours.0         nour format. Lo         pper digit and o         D4         10 min.0         wer nibble conta         erates from 0 to         D4         10 sec.0	Date.3 er nibble conta 0 to 3. The ran 0 D3 0 he week. Day c ning to the day D3 Hours.3 Wer nibble cont perates from 0 D3 Min.3 ains the lower d 5. The range fo D3 Seconds.3	Date.2 ins the lower dige for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operator or the register is D2 Seconds.2	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th and operate D1 Hours.1 digit and operate for the register D1 Min.1 es from 0 to 9; 5 0-59. Battery- D1 Seconds.1	Date.0 Date.0 Date.0 Date.0 Date.0 Date.0 Do Day.0 Day

01h	CAL/Contr	rol										
	D7	D6	D5	D4	D3	D2	D1	D0				
	OSCEN	Reserved	CALS	CAL.4	CAL.3	CAL.2	CAL.1	CAL.0				
/OSCEN	oscillator can	/Oscillator Enable. When set to 1, the oscillator is halted. When set to 0, the oscillator runs. Disabling the oscillator can save battery power during storage. On a power-up without battery, this bit is set to 1. Battery-backed, read/write.										
Reserved	Reserved bits	s. Do not use. S	hould remain s	et to 0.								
CALS		Calibration sign. Determines if the calibration adjustment is applied as an addition to or as a subtraction from the time-base. Calibration is explained on page 7. Nonvolatile, read/write.										
CAL.4-0	These five bit	ts control the ca	alibration of the	e clock. Nonvol	atile, read/wr	ite.						

	00h	Flags/Contr	rol									
		D7	D6	D5	D4	D3	D2	D1	D0			
		Reserved	CF	Reserved	Reserved	Reserved	CAL	W	R			
ataSheet4U.	com											
	CF	indicates a ne	w century, such nation as needed	h as going fron	1 when the valu 1 1999 to 2000 leared to 0 whe	or 2099 to 210	0. The user s	hould record t	the new			
	CAL	Calibration Mode. When set to 1, the clock enters calibration mode. When CAL is set to 0, the clock operates normally, and the CAL/PFO pin is controlled by the power fail comparator. Battery-backed, read/write.										
	W	Write Time. Setting the W bit to 1 freezes the clock. The user can then write the timekeeping registers with updated values. Resetting the W bit to 0 causes the contents of the time registers to be transferred to the timekeeping counters and restarts the clock. Battery-backed, read/write.										
	R	registers. The	user can then to 1 causes the	read them with	tatic image of t out concerns ov apture, so the b	ver changing v	alues causing	system errors	s. The R bit			
	Reserved	Reserved bits	. Do not use. S	hould remain s	et to 0.							

### **Two-wire Interface**

The FM31L27x employs an industry standard twowire bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears to the system software to be two separate products. One is a memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is a real-time clock and processor companion which have a unique Slave Address (Slave ID = 1101b).

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM31L27x is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. The figure below illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the Electrical Specifications section.




Figure 9. Data Transfer Protocol

#### **Start Condition**

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM31L27x for a new operation.

If the power supply drops below the specified VTP during operation, any 2-wire transaction in progress will be aborted and the system must issue a Start condition prior to performing another operation.

#### **Stop Condition**

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

#### **Data/Address Transfer**

All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change while SCL is high.

#### Acknowledge

The Acknowledge (ACK) takes place after the 8<sup>th</sup> data bit has been transferred in any transaction. During this state the transmitter must release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge (NACK) and the operation is aborted.

The receiver might NACK for two distinct reasons. First is that a byte transfer fails. In this case, the NACK ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not send an ACK to deliberately terminate an operation. For example, during a read operation, the FM31L27x will continue to place data onto the bus as long as the receiver sends ACKs (and clocks). When a read operation is complete and no more data is needed, the receiver must NACK the last byte. If the receiver ACKs the last byte, this will cause the FM31L27x to attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.


#### RAMTRON

#### **Slave Address**

The first byte that the FM31L27x expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction is a read or a write.

The FM31L27x has two Slave Addresses (Slave IDs) associated with two logical devices. To access the memory device, bits 7-4 should be set to 1010b. The other logical device within the FM31L27x is the real-time clock and companion. To access this device, bits 7-4 of the slave address should be set to 1101b. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

The Device Select bits allow multiple devices of the same type to reside on the 2-wire bus. The device select bits (bits 2-1) select one of four parts on a two-wire bus. They must match the corresponding value on the external address pins in order to select the device. Bit 0 is the read/write bit. A "1" indicates a read operation, and a "0" indicates a write operation.



#### Addressing Overview – Memory

After the FM31L27x acknowledges the Slave Address, the master can place the memory address on the bus for a write operation. The address requires two bytes. This is true for all members of the family. Therefore the 4Kb and 16Kb configurations will be addressed differently from stand alone serial memories but the entire family will be upwardly compatible with no software changes.

The first is the MSB (upper byte). For a given density unused address bits are don't cares, but should be set to 0 to maintain upward compatibility.

Following the MSB is the LSB (lower byte) which contains the remaining eight address bits. The address is latched internally. Each access causes the latched address to be incremented automatically. The current address is the value that is held in the latch, either a newly written value or the address following the last access. The current address will be held as long as VDD > VTP or until a new value is written. Accesses to the clock do not affect the current memory address. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the Acknowledge, the FM31L27x increments the internal address. This allows the next sequential byte to be accessed with no additional addressing externally. After the last address is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

# Addressing Overview – RTC & Companion

The RTC and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 18h correspond to special function registers. Attempting to load addresses above 18h is an illegal condition; the FM31L27x will return a NACK and abort the 2-wire transaction.

# Data Transfer

After the address information has been transmitted, data transfer between the bus master and the FM31L27x begins. For a read, the FM31L27x will place 8 data bits on the bus then wait for an ACK from the master. If the ACK occurs, the FM31L27x will transfer the next byte. If the ACK is not sent, the FM31L27x will end the read operation. For a write operation, the FM31L27x will accept 8 data bits from the master then send an Acknowledge. All data transfer occurs MSB (most significant bit) first.

# **Memory Write Operation**

All memory writes begin with a Slave Address, then a memory address. The bus master indicates a write operation by setting the slave address LSB to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an Acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap to 0000h. Internally, the actual memory write occurs after the 8<sup>th</sup> data bit is transferred. It will be complete before the Acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using a Start or Stop condition prior to the  $8^{th}$  data bit. The figures

below illustrate a single- and multiple-writes to memory.




Figure 12. Single Byte Memory Write




Figure 13. Multiple Byte Memory Write

# **Memory Read Operation**

There are two types of memory read operations. They are current address read and selective address read. In a current address read, the FM31L27x uses the internal address latch to supply the address. In a selective read, the user performs a procedure to first set the address to a specific value.

#### Current Address & Sequential Read

As mentioned above the FM31L27x uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM31L27x will begin shifting data out from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented. Each time the bus master acknowledges a byte, this indicates that the FM31L27x should read out the next sequential byte.

There are four ways to terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM31L27x attempts to read out additional data onto the bus. The four valid methods follow.

- 1. The bus master issues a NACK in the 9<sup>th</sup> clock cycle and a Stop in the 10<sup>th</sup> clock cycle. This is illustrated in the diagrams below and is preferred.
- 2. The bus master issues a NACK in the  $9^{th}$  clock cycle and a Start in the  $10^{th}$ .
- 3. The bus master issues a Stop in the 9<sup>th</sup> clock cycle.
- 4. The bus master issues a Start in the 9<sup>th</sup> clock cycle.

If the internal address reaches the top of memory, it will wrap around to 0000h on the next read cycle. The figures below show the proper operation for current address reads.

#### Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM31L27x acknowledges the address, the bus master issues a Start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1. The operation is now a read from the current address. Read operations are illustrated below.

#### **RTC/Companion Write Operation**

All RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two. Figure 16 illustrates a single byte write to this device.

#### **RTC/Companion Read Operation**

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus

master supplies a Slave Address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM31L27x will begin shifting data out from the current register address on the next clock. Autoincrement operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM31L27x contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.




Figure 14. Current Address Memory Read




Figure 15. Sequential Memory Read





Figure 16. Selective (Random) Memory Read



#### Figure 17. Byte Register Write

Although not required, it is recommended that A5-A7 in the Register Address byte are zeros in order to preserve compatibility with future devices.

#### Addressing F-RAM Array in the FM31L27x Family

The FM31L27x family includes 256Kb, 64Kb, 16Kb, and 4Kb memory densities. The following 2-byte address field is shown for each density.

Table 4. Two	-Byte Memor	v Address
--------------	-------------	-----------

Part #		1 <sup>st</sup> Address Byte								$2^{nd}$	Addr	ess B	yte			
FM31L278	х	A14	A13	A12	A11	A10	A9	A8	Α7	Аб	A5	A4	A3	A2	A1	A0
FM31L276	х	х	х	A12	A11	A10	A9	A8	Α7	Аб	A5	A4	A3	A2	A1	A0
FM31L274	х	х	х	х	х	A10	A9	A8	Α7	Аб	A5	A4	A3	A2	A1	A0
FM31L272	х	х	х	х	х	х	х	A8	Α7	Аб	A5	Α4	A3	A2	A1	A0

# **Electrical Specifications**

#### Absolute Maximum Ratings

Symbol	Description	Ratings
V <sub>DD</sub>	Power Supply Voltage with respect to V <sub>SS</sub>	-1.0V to +5.0V
V <sub>IN</sub>	Voltage on any signal pin with respect to V <sub>SS</sub>	-1.0V to +5.0V * and
		$V_{IN} \leq V_{DD} + 1.0 V$ **
V <sub>BAK</sub>	Backup Supply Voltage	-1.0V to +4.5V
T <sub>STG</sub>	Storage Temperature	-55°C to + 125°C
T <sub>LEAD</sub>	Lead Temperature (Soldering, 10 seconds)	300° C
V <sub>ESD</sub>	Electrostatic Discharge Voltage	
	- Human Body Model (JEDEC Std JESD22-A114-B)	3kV
	- Charged Device Model (JEDEC Std JESD22-C101-A)	1kV
	Package Moisture Sensitivity Level	MSL-1

www.DataSheet4U.\*PFI input voltage must not exceed 4.5V.

\*\* The " $V_{IN} < V_{DD}$ +1.0V" restriction does not apply to the SCL and SDA inputs which do not employ a diode to  $V_{DD}$ .

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

Symbol	Parameter	Min	Тур	Max	Units	Notes
V <sub>DD</sub>	Main Power Supply	2.7		3.6	V	7
I <sub>DD</sub>	V <sub>DD</sub> Supply Current					1
	(a) $SCL = 100 \text{ kHz}$			500	μA	
	(a) $SCL = 400 \text{ kHz}$			900	μΑ	
	@ SCL = 1 MHz			1500	μΑ	
I <sub>SB</sub>	Standby Current			120	μA	2
V <sub>BAK</sub>	RTC Backup Supply Voltage	2.0	3.0	3.75	V	9
I <sub>BAK</sub>	RTC Backup Supply Current			1	μA	4
I <sub>BAKTC</sub>	Trickle Charge Current with V <sub>BAK</sub> =0V					10
	Fast Charge Off $(FC = 0)$	50	-	120	μA	
	Fast Charge On $(FC = 1)$	200	-	2500	μA	
V <sub>TP1</sub>	$V_{DD}$ Trip Point Voltage, VTP = 0	2.55	2.6	2.70	V	5
V <sub>TP2</sub>	$V_{DD}$ Trip Point Voltage, VTP = 1	2.85	2.9	3.00	V	5
V <sub>RST</sub>	$V_{DD}$ for valid /RST @ $I_{OL}$ = 80 $\mu$ A at $V_{OL}$					6
	$V_{BAK} > V_{BAK} \min$	0			V	
	$V_{BAK} < V_{BAK} \min$	1.6			V	
I <sub>LI</sub>	Input Leakage Current			±1	μΑ	3
I <sub>LO</sub>	Output Leakage Current			±1	μΑ	3
V <sub>IL</sub>	Input Low Voltage					
	All inputs except those listed below	-0.3		$0.3 V_{DD}$	V	8
	CNT1-2 battery backed ( $V_{DD} < 2.5V$ )	-0.3		0.5	V	
	$CNT1-2 (V_{DD} > 2.5V)$	-0.3		0.8	V	
V <sub>IH</sub>	Input High Voltage					
	All inputs except those listed below	$0.7 V_{DD}$		$V_{DD} + 0.3$	V	
	PFI (comparator input)	-		3.75	V	
	CNT1-2 battery backed ( $V_{DD} < 2.5V$ )	$V_{BAK} - 0.5$		$V_{BAK} + 0.3$	V	
	$CNT1-2 V_{DD} > 2.5V$	$0.7 V_{DD}$		$V_{DD} + 0.3$	V	
V <sub>OL</sub>	Output Low Voltage ( $I_{OL} = 3 \text{ mA}$ )	-		0.4	V	
V <sub>OH</sub>	Output High Voltage ( $I_{OH} = -2 \text{ mA}$ )	2.4		-	V	
R <sub>RST</sub>	Pull-up Resistance for /RST Inactive	50		400	KΩ	

# **DC Operating Conditions** ( $T_A = -40^\circ$ C to $+ 85^\circ$ C, $V_{DD} = 2.7$ V to 3.6V unless otherwise specified)

Continued »

Symbol	Parameter	Min	Тур	Max	Units	Notes
R <sub>IN</sub>	Input Resistance (pulldown)					
	A1-A0 for $V_{IN} = V_{IL}$ max	20			KΩ	
	A1-A0 for $V_{IN} = V_{IH}$ min	1			MΩ	
V <sub>PFI</sub>	Power Fail Input Reference Voltage	1.175	1.20	1.225	V	
V <sub>HYS</sub>	Power Fail Input (PFI) Hysteresis (Rising)		-	100	mV	

#### **DC Operating Conditions, continued** ( $T_A = -40^{\circ}$ C to + 85° C, $V_{DD} = 2.7$ V to 3.6V unless otherwise specified)

Notes

1. SCL toggling between  $V_{DD}$ -0.3V and  $V_{SS}$ , other inputs  $V_{SS}$  or  $V_{DD}$ -0.3V.

All inputs at  $V_{SS}$  or  $V_{DD}$ , static. Stop command issued. 2.

 $V_{IN}$  or  $V_{OUT} = V_{SS}$  to  $V_{DD}$ . Does not apply to A0, A1, or /RST pins.  $V_{BAK} = 3.0V$ ,  $V_{DD} < 2.4V$ , oscillator running, CNT1-2 at  $V_{BAK}$ . 3.

4.

5. /RST is asserted low when  $V_{DD} < V_{TP}$ .

The minimum  $V_{DD}$  to guarantee the level of /RST remains a valid  $V_{OL}$  level. 6.

Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified. 7.

8. Includes /RST input detection of external reset condition to trigger driving of /RST signal by FM31L27x.

9. The VBAK trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.

10.  $V_{BAK}$  will source current when trickle charge is enabled (VBC bit=1),  $V_{DD} > V_{BAK}$ , and  $V_{BAK} < V_{BAK}$  max.

#### AC Parameters ( $T_A = -40^{\circ}$ C to + 85° C, $V_{DD} = 2.7$ V to 3.6V, $C_L = 100$ pF unless otherwise specified)

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
f <sub>SCL</sub>	SCL Clock Frequency	0	100	0	400	0	1000	kHz	
t <sub>LOW</sub>	Clock Low Period	4.7		1.3		0.6		μs	
t <sub>HIGH</sub>	Clock High Period	4.0		0.6		0.4		μs	
t <sub>AA</sub>	SCL Low to SDA Data Out Valid		3		0.9		0.55	μs	
t <sub>BUF</sub>	Bus Free Before New Transmission	4.7		1.3		0.5		μs	
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		0.6		0.25		μs	
t <sub>SU:STA</sub>	Start Condition Setup for Repeated	4.7		0.6		0.25		μs	
	Start								
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		0		ns	
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		100		ns	
t <sub>R</sub>	Input Rise Time		1000		300		300	ns	1
t <sub>F</sub>	Input Fall Time		300		300		100	ns	1
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.0		0.6		0.25		μs	
t <sub>DH</sub>	Data Output Hold (from SCL @ VIL)	0		0		0		ns	
t <sub>SP</sub>	Noise Suppression Time Constant on SCL, SDA		50		50		50	ns	

All SCL specifications as well as start and stop conditions apply to both read and write operations.

#### **Capacitance** ( $T_A = 25^\circ C$ , f=1.0 MHz, $V_{DD} = 3.0V$ )

Symbol	Parameter	Тур	Max	Units	Notes
C <sub>IO</sub>	Input/Output Capacitance	-	8	pF	1
C <sub>XTAL</sub>	X1, X2 Crystal pin Capacitance	25	-	pF	1, 2

Notes

This parameter is characterized but not tested. 1

2 The crystal attached to the X1/X2 pins must be rated as 12.5pF.

#### **Data Retention** ( $T_A = -40^\circ \text{ C to} + 85^\circ \text{ C}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ )

Parameter	Min	Units	Notes
Data Retention	10	Years	

Symbol	Parameter	Min	Max	Units	Notes
t <sub>RPU</sub>	/RST Active (low) after V <sub>DD</sub> >V <sub>TP</sub>	100	200	ms	
t <sub>RNR</sub>	$V_{DD} < V_{TP}$ noise immunity	10	25	μs	1
t <sub>VR</sub>	V <sub>DD</sub> Rise Time	50	-	μs/V	1,2
t <sub>VF</sub>	V <sub>DD</sub> Fall Time	100	-	μs/V	1,2
t <sub>WDP</sub>	Pulse Width of /RST for Watchdog Reset	100	200	ms	
t <sub>WDOG</sub>	Timeout of Watchdog	t <sub>DOG</sub>	2*t <sub>DOG</sub>	ms	3
f <sub>CNT</sub>	Frequency of Event Counters	0	10	MHz	

#### Supervisor Timing ( $T_A = -40^\circ \text{ C}$ to $+85^\circ \text{ C}$ , $V_{DD} = 2.7 \text{ V}$ to 3.6 V)


Notes

This parameter is characterized but not tested. 1

2

Slope measured at any point on  $V_{DD}$  waveform. t<sub>DOG</sub> is the programmed time in register 0Ah,  $V_{DD} > V_{TP}$  and t<sub>RPU</sub> satisfied. 3

#### /RST Timing




#### **AC Test Conditions**

#### Input Pulse Levels Input rise and fall times 10 ns Input and output timing levels $0.5 V_{DD}$

# 0.1 $V_{\text{DD}}$ to 0.9 $V_{\text{DD}}$







#### **Diagram Notes**

All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.

### **Read Bus Timing**




Write Bus Timing




# **Mechanical Drawing**

### 14-pin SOIC (JEDEC Standard MS-012, Variation AB)



Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in <u>millimeters</u>.



# **Revision History**

Revision	Date	Summary
2.0	12/14/2007	Initial release.

/ww.DataSheet4U.com